Page MenuHomePhabricator
Differential D116343 Diff 396429 llvm/test/Transforms/SLPVectorizer/X86/pr47642.ll

Changeset View

Standalone View

View Options

llvm/test/Transforms/SLPVectorizer/X86/pr47642.ll

; NOTE: Assertions have been autogenerated by utils/update_test_checks.py ; NOTE: Assertions have been autogenerated by utils/update_test_checks.py
; RUN: opt -slp-vectorizer -instcombine -S < %s | FileCheck %s ; RUN: opt -slp-vectorizer -instcombine -S < %s | FileCheck %s
; These code should be fully vectorized by D57059 patch ; These code should be fully vectorized by D57059 patch
target triple = "x86_64-unknown-linux-gnu" target triple = "x86_64-unknown-linux-gnu"
define <4 x i32> @foo(<4 x i32> %x, i32 %f) { define <4 x i32> @foo(<4 x i32> %x, i32 %f) {
; CHECK-LABEL: @foo( ; CHECK-LABEL: @foo(
; CHECK-NEXT: [[VECINIT:%.*]] = insertelement <4 x i32> undef, i32 [[F:%.*]], i64 0 ; CHECK-NEXT: [[TMP1:%.*]] = insertelement <2 x i32> poison, i32 [[F:%.*]], i64 0
; CHECK-NEXT: [[ADD:%.*]] = add nsw i32 [[F]], 1
; CHECK-NEXT: [[VECINIT1:%.*]] = insertelement <4 x i32> [[VECINIT]], i32 [[ADD]], i64 1
; CHECK-NEXT: [[TMP1:%.*]] = insertelement <2 x i32> poison, i32 [[F]], i64 0
; CHECK-NEXT: [[TMP2:%.*]] = shufflevector <2 x i32> [[TMP1]], <2 x i32> poison, <2 x i32> zeroinitializer ; CHECK-NEXT: [[TMP2:%.*]] = shufflevector <2 x i32> [[TMP1]], <2 x i32> poison, <2 x i32> zeroinitializer
; CHECK-NEXT: [[TMP3:%.*]] = add nsw <2 x i32> [[TMP2]], <i32 2, i32 3> ; CHECK-NEXT: [[TMP3:%.*]] = add nsw <2 x i32> [[TMP2]], <i32 1, i32 2>
; CHECK-NEXT: [[TMP4:%.*]] = shufflevector <2 x i32> [[TMP3]], <2 x i32> poison, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef> ; CHECK-NEXT: [[ADD4:%.*]] = add nsw i32 [[F]], 3
; CHECK-NEXT: [[VECINIT51:%.*]] = shufflevector <4 x i32> [[VECINIT1]], <4 x i32> [[TMP4]], <4 x i32> <i32 0, i32 1, i32 4, i32 5> ; CHECK-NEXT: [[TMP4:%.*]] = insertelement <2 x i32> [[TMP1]], i32 [[ADD4]], i64 1
; CHECK-NEXT: ret <4 x i32> [[VECINIT51]] ; CHECK-NEXT: [[TMP5:%.*]] = shufflevector <2 x i32> [[TMP3]], <2 x i32> [[TMP4]], <4 x i32> <i32 2, i32 0, i32 1, i32 3>
; CHECK-NEXT: ret <4 x i32> [[TMP5]]
; ;
%vecinit = insertelement <4 x i32> undef, i32 %f, i32 0 %vecinit = insertelement <4 x i32> undef, i32 %f, i32 0
%add = add nsw i32 %f, 1 %add = add nsw i32 %f, 1
%vecinit1 = insertelement <4 x i32> %vecinit, i32 %add, i32 1 %vecinit1 = insertelement <4 x i32> %vecinit, i32 %add, i32 1
%add2 = add nsw i32 %f, 2 %add2 = add nsw i32 %f, 2
%vecinit3 = insertelement <4 x i32> %vecinit1, i32 %add2, i32 2 %vecinit3 = insertelement <4 x i32> %vecinit1, i32 %add2, i32 2
%add4 = add nsw i32 %f, 3 %add4 = add nsw i32 %f, 3
%vecinit5 = insertelement <4 x i32> %vecinit3, i32 %add4, i32 3 %vecinit5 = insertelement <4 x i32> %vecinit3, i32 %add4, i32 3
Show All 19 Lines