Page MenuHomePhabricator
Differential D77624 Diff 255570 llvm/test/CodeGen/PowerPC/kernel-fp-round.ll

Changeset View

Standalone View

View Options

llvm/test/CodeGen/PowerPC/kernel-fp-round.ll

; RUN: llc -simplify-mir -verify-machineinstrs -stop-after=finalize-isel \ ; RUN: llc -simplify-mir -verify-machineinstrs -stop-after=finalize-isel \
; RUN: -mtriple=powerpc64le-unknown-unknown -mattr=-vsx < %s | FileCheck %s ; RUN: -mtriple=powerpc64le-unknown-unknown -mattr=-vsx < %s | FileCheck %s
daltentyUnsubmitted
Done
ReplyInline Actions

We run into this problem in 32/64-bit big endian as well when targeting pwr6+ (i.e. -mtriple=powerpc-unknown-unknown -mattr=-vsx -mcpu=pwr6), please add a run line for it.

daltenty: We run into this problem in 32/64-bit big endian as well when targeting pwr6+ (i.e. `…
define float @test(float %a) { define float @test(float %a) {
; CHECK: stack: ; CHECK: stack:
; CHECK-NEXT: - { id: 0, size: 4, alignment: 4 } ; CHECK-NEXT: - { id: 0, size: 4, alignment: 4 }
; CHECK: %2:f8rc = FCTIWZ killed %1, implicit $rm ; CHECK: %2:f8rc = FCTIWZ killed %1, implicit $rm
; CHECK: STFIWX killed %2, $zero8, %3 ; CHECK: STFIWX killed %2, $zero8, %3
; CHECK-NEXT: %4:f8rc = LFIWAX $zero8, %3 :: (load 4 from %stack.0, align 1) ; CHECK-NEXT: %4:f8rc = LFIWAX $zero8, %3 :: (load 4 from %stack.0)
entry: entry:
%b = fptosi float %a to i32 %b = fptosi float %a to i32
%c = sitofp i32 %b to float %c = sitofp i32 %b to float
ret float %c ret float %c
} }