Changeset View
Changeset View
Standalone View
Standalone View
llvm/trunk/test/CodeGen/AArch64/sink-addsub-of-const.ll
Show First 20 Lines • Show All 123 Lines • ▼ Show 20 Lines | |||||
} | } | ||||
; sub (sub C, %x), %y | ; sub (sub C, %x), %y | ||||
; sub %y, (sub C, %x) | ; sub %y, (sub C, %x) | ||||
define i32 @sink_sub_from_const_to_sub(i32 %a, i32 %b) { | define i32 @sink_sub_from_const_to_sub(i32 %a, i32 %b) { | ||||
; CHECK-LABEL: sink_sub_from_const_to_sub: | ; CHECK-LABEL: sink_sub_from_const_to_sub: | ||||
; CHECK: // %bb.0: | ; CHECK: // %bb.0: | ||||
; CHECK-NEXT: mov w8, #32 | ; CHECK-NEXT: add w8, w0, w1 | ||||
; CHECK-NEXT: sub w8, w8, w0 | ; CHECK-NEXT: mov w9, #32 | ||||
; CHECK-NEXT: sub w0, w8, w1 | ; CHECK-NEXT: sub w0, w9, w8 | ||||
; CHECK-NEXT: ret | ; CHECK-NEXT: ret | ||||
%t0 = sub i32 32, %a | %t0 = sub i32 32, %a | ||||
%r = sub i32 %t0, %b | %r = sub i32 %t0, %b | ||||
ret i32 %r | ret i32 %r | ||||
} | } | ||||
define i32 @sink_sub_from_const_to_sub2(i32 %a, i32 %b) { | define i32 @sink_sub_from_const_to_sub2(i32 %a, i32 %b) { | ||||
; CHECK-LABEL: sink_sub_from_const_to_sub2: | ; CHECK-LABEL: sink_sub_from_const_to_sub2: | ||||
; CHECK: // %bb.0: | ; CHECK: // %bb.0: | ||||
▲ Show 20 Lines • Show All 152 Lines • ▼ Show 20 Lines | |||||
; sub (sub C, %x), %y | ; sub (sub C, %x), %y | ||||
; sub %y, (sub C, %x) | ; sub %y, (sub C, %x) | ||||
define <4 x i32> @vec_sink_sub_from_const_to_sub(<4 x i32> %a, <4 x i32> %b) { | define <4 x i32> @vec_sink_sub_from_const_to_sub(<4 x i32> %a, <4 x i32> %b) { | ||||
; CHECK-LABEL: vec_sink_sub_from_const_to_sub: | ; CHECK-LABEL: vec_sink_sub_from_const_to_sub: | ||||
; CHECK: // %bb.0: | ; CHECK: // %bb.0: | ||||
; CHECK-NEXT: adrp x8, .LCPI22_0 | ; CHECK-NEXT: adrp x8, .LCPI22_0 | ||||
; CHECK-NEXT: ldr q2, [x8, :lo12:.LCPI22_0] | ; CHECK-NEXT: ldr q2, [x8, :lo12:.LCPI22_0] | ||||
; CHECK-NEXT: add v0.4s, v0.4s, v1.4s | |||||
; CHECK-NEXT: sub v0.4s, v2.4s, v0.4s | ; CHECK-NEXT: sub v0.4s, v2.4s, v0.4s | ||||
; CHECK-NEXT: sub v0.4s, v0.4s, v1.4s | |||||
; CHECK-NEXT: ret | ; CHECK-NEXT: ret | ||||
%t0 = sub <4 x i32> <i32 42, i32 24, i32 undef, i32 46>, %a | %t0 = sub <4 x i32> <i32 42, i32 24, i32 undef, i32 46>, %a | ||||
%r = sub <4 x i32> %t0, %b | %r = sub <4 x i32> %t0, %b | ||||
ret <4 x i32> %r | ret <4 x i32> %r | ||||
} | } | ||||
define <4 x i32> @vec_sink_sub_from_const_to_sub2(<4 x i32> %a, <4 x i32> %b) { | define <4 x i32> @vec_sink_sub_from_const_to_sub2(<4 x i32> %a, <4 x i32> %b) { | ||||
; CHECK-LABEL: vec_sink_sub_from_const_to_sub2: | ; CHECK-LABEL: vec_sink_sub_from_const_to_sub2: | ||||
; CHECK: // %bb.0: | ; CHECK: // %bb.0: | ||||
Show All 9 Lines |