Page Menu
Home
Phabricator
Search
Configure Global Search
Log In
Paste
P9
Debug Info Patch
Active
Public
Actions
Authored by
void
on Dec 5 2012, 4:54 PM.
Edit Paste
Archive Paste
View Raw File
Subscribe
Mute Notifications
Award Token
Flag For Later
Tags
None
Subscribers
None
Index: test/DebugInfo/X86/nondefault-subrange-array.ll
===================================================================
--- test/DebugInfo/X86/nondefault-subrange-array.ll (revision 0)
+++ test/DebugInfo/X86/nondefault-subrange-array.ll (revision 0)
@@ -0,0 +1,45 @@
+; RUN: llc -mtriple=x86_64-apple-darwin -O0 -filetype=obj -o %t < %s
+; RUN: llvm-dwarfdump %t | FileCheck %s
+
+%class.A = type { [42 x i32] }
+
+@a = global %class.A zeroinitializer, align 4
+
+; CHECK: 0x0000002d: DW_TAG_base_type [3]
+; CHECK-NEXT: 0x0000002e: DW_AT_byte_size [DW_FORM_data1] (0x04)
+; CHECK-NEXT: 0x0000002f: DW_AT_encoding [DW_FORM_data1] (0x05)
+
+; CHECK: 0x00000030: DW_TAG_array_type [4] *
+; CHECK-NEXT: 0x00000031: DW_AT_type [DW_FORM_ref4] (cu + 0x0026 => {0x00000026})
+
+; CHECK: 0x00000035: DW_TAG_subrange_type [5]
+; CHECK-NEXT: 0x00000036: DW_AT_type [DW_FORM_ref4] (cu + 0x002d => {0x0000002d})
+; CHECK-NEXT: 0x0000003a: DW_AT_lower_bound [DW_FORM_data8] (0xfffffffffffffffd)
+; CHECK-NEXT: 0x00000042: DW_AT_upper_bound [DW_FORM_data1] (0x26)
+
+; CHECK: 0x00000051: DW_TAG_member [8]
+; CHECK-NEXT: 0x00000052: DW_AT_name [DW_FORM_strp] ( .debug_str[0x0000003f] = "x")
+; CHECK-NEXT: 0x00000056: DW_AT_type [DW_FORM_ref4] (cu + 0x0030 => {0x00000030})
+
+!llvm.dbg.cu = !{!0}
+
+!0 = metadata !{i32 786449, i32 0, i32 4, metadata !"t.cpp", metadata !"/Volumes/Sandbox/llvm", metadata !"clang version 3.3 (trunk 169136)", i1 true, i1 false, metadata !"", i32 0, metadata !1, metadata !1, metadata !1, metadata !3} ; [ DW_TAG_compile_unit ] [/Volumes/Sandbox/llvm/t.cpp] [DW_LANG_C_plus_plus]
+!1 = metadata !{metadata !2}
+!2 = metadata !{i32 0}
+!3 = metadata !{metadata !4}
+!4 = metadata !{metadata !5}
+!5 = metadata !{i32 786484, i32 0, null, metadata !"a", metadata !"a", metadata !"", metadata !6, i32 1, metadata !7, i32 0, i32 1, %class.A* @a} ; [ DW_TAG_variable ] [a] [line 1] [def]
+!6 = metadata !{i32 786473, metadata !"t.cpp", metadata !"/Volumes/Sandbox/llvm", null} ; [ DW_TAG_file_type ]
+!7 = metadata !{i32 786434, null, metadata !"A", metadata !6, i32 1, i64 0, i64 32, i32 0, i32 0, null, metadata !8, i32 0, null, null} ; [ DW_TAG_class_type ] [A] [line 1, size 0, align 32, offset 0] [from ]
+!8 = metadata !{metadata !9, metadata !14}
+!9 = metadata !{i32 786445, metadata !7, metadata !"x", metadata !6, i32 1, i64 0, i64 0, i64 0, i32 1, metadata !10} ; [ DW_TAG_member ] [x] [line 1, size 0, align 0, offset 0] [private] [from ]
+!10 = metadata !{i32 786433, null, metadata !"", null, i32 0, i64 0, i64 32, i32 0, i32 0, metadata !11, metadata !12, i32 0, i32 0} ; [ DW_TAG_array_type ] [line 0, size 0, align 32, offset 0] [from int]
+!11 = metadata !{i32 786468, null, metadata !"int", null, i32 0, i64 32, i64 32, i64 0, i32 0, i32 5} ; [ DW_TAG_base_type ] [int] [line 0, size 32, align 32, offset 0, enc DW_ATE_signed]
+!12 = metadata !{metadata !13}
+!13 = metadata !{i32 786465, i64 -3, i64 42} ; [ DW_TAG_subrange_type ] [-3, 39]
+!14 = metadata !{i32 786478, i32 0, metadata !7, metadata !"A", metadata !"A", metadata !"", metadata !6, i32 1, metadata !15, i1 false, i1 false, i32 0, i32 0, null, i32 320, i1 false, null, null, i32 0, metadata !18, i32 1} ; [ DW_TAG_subprogram ] [line 1] [A]
+!15 = metadata !{i32 786453, i32 0, metadata !"", i32 0, i32 0, i64 0, i64 0, i64 0, i32 0, null, metadata !16, i32 0, i32 0} ; [ DW_TAG_subroutine_type ] [line 0, size 0, align 0, offset 0] [from ]
+!16 = metadata !{null, metadata !17}
+!17 = metadata !{i32 786447, i32 0, metadata !"", i32 0, i32 0, i64 64, i64 64, i64 0, i32 1088, metadata !7} ; [ DW_TAG_pointer_type ] [line 0, size 64, align 64, offset 0] [from A]
+!18 = metadata !{metadata !19}
+!19 = metadata !{i32 786468} ; [ DW_TAG_base_type ] [line 0, size 0, align 0, offset 0]
Index: include/llvm/DebugInfo.h
===================================================================
--- include/llvm/DebugInfo.h (revision 169405)
+++ include/llvm/DebugInfo.h (working copy)
@@ -142,7 +142,7 @@
public:
explicit DISubrange(const MDNode *N = 0) : DIDescriptor(N) {}
- uint64_t getLo() const { return getUInt64Field(1); }
+ int64_t getLo() const { return getInt64Field(1); }
int64_t getCount() const { return getInt64Field(2); }
};
Index: lib/CodeGen/AsmPrinter/DwarfCompileUnit.cpp
===================================================================
--- lib/CodeGen/AsmPrinter/DwarfCompileUnit.cpp (revision 169405)
+++ lib/CodeGen/AsmPrinter/DwarfCompileUnit.cpp (working copy)
@@ -51,6 +51,41 @@
return Value;
}
+/// getLowerBoundDefault - Return the default lower bound for an array.
+int64_t CompileUnit::getLowerBoundDefault() const {
+ switch (Language) {
+ default:
+ break;
+
+ case dwarf::DW_LANG_C89:
+ case dwarf::DW_LANG_C99:
+ case dwarf::DW_LANG_C:
+ case dwarf::DW_LANG_C_plus_plus:
+ case dwarf::DW_LANG_ObjC:
+ case dwarf::DW_LANG_ObjC_plus_plus:
+ case dwarf::DW_LANG_Java:
+ case dwarf::DW_LANG_D:
+ case dwarf::DW_LANG_Python:
+ case dwarf::DW_LANG_UPC:
+ return 0;
+
+ case dwarf::DW_LANG_Ada83:
+ case dwarf::DW_LANG_Ada95:
+ case dwarf::DW_LANG_Fortran77:
+ case dwarf::DW_LANG_Fortran90:
+ case dwarf::DW_LANG_Fortran95:
+ case dwarf::DW_LANG_Cobol74:
+ case dwarf::DW_LANG_Cobol85:
+ case dwarf::DW_LANG_Modula2:
+ case dwarf::DW_LANG_Pascal83:
+ case dwarf::DW_LANG_PLI:
+ return 1;
+ }
+
+ llvm_unreachable("unknown lower bound for language");
+ return -1;
+}
+
/// addFlag - Add a flag that is true.
void CompileUnit::addFlag(DIE *Die, unsigned Attribute) {
if (!DD->useDarwinGDBCompat())
@@ -1256,19 +1291,17 @@
// then the array is unbounded and we do not emit DW_AT_lower_bound and
// DW_AT_upper_bound attributes. If L == 0 and Count == 0, then the array has
// zero elements in which case we do not emit an upper bound.
- uint64_t L = SR.getLo();
+ int64_t L = SR.getLo();
int64_t Count = SR.getCount();
- if (Count != -1) {
+ if (L != getLowerBoundDefault())
+ addUInt(DW_Subrange, dwarf::DW_AT_lower_bound, 0, L);
+
+ if (Count != -1 && Count != 0)
// FIXME: An unbounded array should reference the expression that defines
// the array.
- if (L)
- addUInt(DW_Subrange, dwarf::DW_AT_lower_bound, 0, L);
+ addUInt(DW_Subrange, dwarf::DW_AT_upper_bound, 0, L + Count - 1);
- if (Count != 0)
- addUInt(DW_Subrange, dwarf::DW_AT_upper_bound, 0, Count - 1);
- }
-
Buffer.addChild(DW_Subrange);
}
Index: lib/CodeGen/AsmPrinter/DwarfCompileUnit.h
===================================================================
--- lib/CodeGen/AsmPrinter/DwarfCompileUnit.h (revision 169405)
+++ lib/CodeGen/AsmPrinter/DwarfCompileUnit.h (working copy)
@@ -79,6 +79,8 @@
/// corresponds to the MDNode mapped with the subprogram DIE.
DenseMap<DIE *, const MDNode *> ContainingTypeMap;
+ int64_t getLowerBoundDefault() const;
+
public:
CompileUnit(unsigned UID, unsigned L, DIE *D, AsmPrinter *A, DwarfDebug *DW);
~CompileUnit();
@@ -174,7 +176,6 @@
void setIndexTyDie(DIE *D) {
IndexTyDie = D;
}
-public:
/// addFlag - Add a flag that is true to the DIE.
void addFlag(DIE *Die, unsigned Attribute);
Event Timeline
There are a very large number of changes, so older changes are hidden.
Show Older Changes
jsji
mentioned this in
rL347310: [PowerPC][NFC]Add testcase for STWU scheduling check
.
Nov 20 2018, 6:58 AM
nemanjai
mentioned this in
rL347376: [PowerPC] Do not use vectors to codegen bswap with Altivec turned off
.
Nov 20 2018, 6:56 PM
jedilyn
mentioned this in
rL349437: [PowerPC] Improve vec_abs on P9
.
Dec 17 2018, 7:20 PM
•
qshanz
mentioned this in
rL349443: [NFC] Add new test to cover the lhs scheduling issue for P9.
.
Dec 17 2018, 10:37 PM
steven.zhang
mentioned this in
D55810: [Power9] Enable the Out-of-Order scheduling model for P9 hw
.
Dec 17 2018, 11:21 PM
jedilyn
mentioned this in
rL349599: [PowerPC]Exploit P9 vabsdu for unsigned vselect patterns
.
Dec 18 2018, 7:07 PM
nemanjai
mentioned this in
D55461: [PowerPC] Update Vector Costs for P9
.
Dec 24 2018, 3:05 PM
•
qshanz
mentioned this in
rL350285: [Power9] Enable the Out-of-Order scheduling model for P9 hw
.
Jan 2 2019, 9:08 PM
nemanjai
mentioned this in
rL352261: [PowerPC] Update Vector Costs for P9
.
Jan 25 2019, 5:19 PM
shchenz
mentioned this in
rL354427: [PowerPC] exploit P9 instruction maddld.
.
Feb 19 2019, 6:31 PM
shchenz
mentioned this in
rGffece2dfcfd8: [PowerPC] exploit P9 instruction maddld. Differential Revision: https://reviews.
.
jsji
mentioned this in
D58950: [PowerPC] Strength reduction of multiply by a constant by shift and add/sub in place
.
Mar 15 2019, 2:48 PM
stefanp
mentioned this in
rGfa6cd5ceb922: [PowerPC] Fix reversed bit issue in DCMX mask for "xvtstdcdp" and "xvtstdcsp"…
.
Apr 2 2019, 9:57 AM
stefanp
mentioned this in
rL357494: [PowerPC] Fix reversed bit issue in DCMX mask for "xvtstdcdp" and "xvtstdcsp"…
.
•
wuzish
mentioned this in
rL358253: [PowerPC] More precise exploitation of P9 maddld instruction when operands are…
.
Apr 11 2019, 10:24 PM
•
wuzish
mentioned this in
rGac79ef8f0ec2: [PowerPC] More precise exploitation of P9 maddld instruction when operands are…
.
jsji
mentioned this in
D60160: [PowerPC] Update P9 vector costs for insert/extract element
.
Apr 15 2019, 12:09 PM
Diffusion
mentioned this in
rL359313: [PowerPC] Update P9 vector costs for insert/extract element
.
Apr 26 2019, 9:12 AM
RolandF
mentioned this in
rG4b17772b9ee7: [PowerPC] Update P9 vector costs for insert/extract element
.
Apr 26 2019, 9:15 AM
ZhangKang
mentioned this in
D61228: [PowerPC] Set the innermost hot loop to align 32 bytes
.
Apr 29 2019, 7:32 PM
dlj
mentioned this in
rL359648: Revert "[llvm] r359313 - [PowerPC] Update P9 vector costs for insert/extract…
.
Apr 30 2019, 9:58 PM
dlj
mentioned this in
rGfccb505f0f59: Revert "[llvm] r359313 - [PowerPC] Update P9 vector costs for insert/extract…
.
Apr 30 2019, 10:03 PM
jsji
mentioned this in
D61873: [PowerPC] P9 Scheduling Model: dispatching rule fixes
.
May 13 2019, 1:56 PM
lei
mentioned this in
D61961: [PowerPC] Cust lower fpext v2f32 to v2f64 from extract_subvector v4f32
.
May 15 2019, 1:36 PM
jsji
mentioned this in
D61930: [Power9] Add a specific heuristic to schedule the addi before the load
.
May 16 2019, 3:00 PM
jsji
mentioned this in
D62164: [PowerPC] Enable MachinePipeliner for P9 with -ppc-enable-pipeliner
.
May 20 2019, 2:55 PM
jsji
mentioned this in
D62345: [MachineScheduler] checkResourceLimit boundary condition update
.
May 30 2019, 7:32 PM
jsji
mentioned this in
rL362509: [PowerPC] P9 Scheduling Model: dispatching rule fixes
.
Jun 4 2019, 8:19 AM
jsji
mentioned this in
rG3144d7a2daa3: [PowerPC] P9 Scheduling Model: dispatching rule fixes
.
jsji
mentioned this in
D62565: [PowerPC] Exploiting to use mtvsrdd instruction when save called-saved GPR register to VSR registers
.
Jun 10 2019, 2:49 PM
jsji
mentioned this in
rL363085: [PowerPC] Enable MachinePipeliner for P9 with -ppc-enable-pipeliner
.
Jun 11 2019, 10:38 AM
jsji
mentioned this in
rGef2d6d99c0d3: [PowerPC] Enable MachinePipeliner for P9 with -ppc-enable-pipeliner
.
Diffusion
mentioned this in
rL364557: Recommit [PowerPC] Update P9 vector costs for insert/extract element
.
Jun 27 2019, 9:20 AM
RolandF
mentioned this in
rG9f7f5858fe46: Recommit [PowerPC] Update P9 vector costs for insert/extract element
.
Jun 27 2019, 9:21 AM
rupprecht
mentioned this in
rL364876: Revert Recommit [PowerPC] Update P9 vector costs for insert/extract element
.
Jul 1 2019, 4:35 PM
rupprecht
mentioned this in
rG351b7e7b241c: Revert Recommit [PowerPC] Update P9 vector costs for insert/extract element
.
nemanjai
mentioned this in
D63624: [PowerPC] Exploit single instruction load-and-splat for word and doubleword
.
Jul 10 2019, 5:19 PM
jsji
mentioned this in
D64195: [PowerPC] Replace float load/store pair with integer load/store pair when it's only used in load/store
.
Jul 15 2019, 6:57 AM
•
wuzish
mentioned this in
D65063: [PowerPC] Eliminate loads/swap feeding swap/store for vector type by using big-endian load/store
.
Jul 31 2019, 1:46 AM
jsji
mentioned this in
D64665: [MachinePipeliner] Refactor schedule emission logic
.
Aug 16 2019, 8:00 AM
Diffusion
mentioned this in
rL369952: Recommit [PowerPC] Update P9 vector costs for insert/extract
.
Aug 26 2019, 12:27 PM
RolandF
mentioned this in
rG18db4e9ae151: Recommit [PowerPC] Update P9 vector costs for insert/extract
.
Aug 26 2019, 12:27 PM
jsji
mentioned this in
D64662: [FPEnv] [PowerPC] Lower ppc_fp128 StrictFP Nodes to libcalls
.
Sep 3 2019, 2:29 PM
lei
mentioned this in
rL372029: [PowerPC] Cust lower fpext v2f32 to v2f64 from extract_subvector v4f32
.
Sep 16 2019, 1:05 PM
lei
mentioned this in
rGbfb197d7a3b3: [PowerPC] Cust lower fpext v2f32 to v2f64 from extract_subvector v4f32
.
jsji
mentioned this in
D67981: [NFC][PowerPC] Adding FeatureFPU in the definition of FeatureISA3_0
.
Sep 30 2019, 8:04 AM
amyk
mentioned this in
D68443: [PowerPC] Spill CR LT bits on P9 using setb
.
Oct 3 2019, 10:10 PM
jsji
mentioned this in
D68817: [PowerPC][docs] Update IBM official docs in Compiler Writers Info page
.
Oct 10 2019, 10:21 AM
jsji
mentioned this in
rL374428: [PowerPC][docs] Update IBM official docs in Compiler Writers Info page
.
Oct 10 2019, 12:28 PM
jsji
mentioned this in
rG26cd5c93705c: [PowerPC][docs] Update IBM official docs in Compiler Writers Info page
.
nemanjai
mentioned this in
D62993: [PowerPC] Emit scalar min/max instructions with unsafe fp math
.
Oct 22 2019, 5:59 PM
amyk
mentioned this in
rGd1dded28da28: [PowerPC] Spill CR LT bits on P9 using setb
.
Nov 23 2019, 10:52 PM
nemanjai
mentioned this in
D78132: [PowerPC] Refactor PPCInstrVSX.td
.
Apr 21 2020, 3:57 AM
stefanp
mentioned this in
D80020: [PowerPC] Add support for -mcpu=pwr10 in both clang and llvm
.
May 19 2020, 12:47 PM
Esme
mentioned this in
D80271: [PowerPC] Exploit vabsd for absolute difference of vectors on P9
.
May 19 2020, 11:05 PM
saghir
mentioned this in
D80294: Add support for vmsumudm
.
May 21 2020, 4:41 PM
masoud.ataei
mentioned this in
D80744: DAGCombiner optimization for pow(x,0.75) and pow(x,0.25) on double and single precision even in case massv function is asked
.
May 28 2020, 10:45 AM
Esme
mentioned this in
rG3101601b54fb: [PowerPC] Exploit vabsd on P9
.
May 31 2020, 7:42 PM
masoud.ataei
mentioned this in
rG2d038370bb6b: DAGCombiner optimization for pow(x,0.75) and pow(x,0.25) on double and single…
.
Jun 12 2020, 7:33 AM
Esme
mentioned this in
D82145: [PowerPC] Legalize SREM/UREM directly on P9.
.
Jun 18 2020, 11:02 PM
sfertile
mentioned this in
D81126: [PowerPC] Fix for PC Relative call protocol
.
Jun 29 2020, 8:50 AM
Esme
mentioned this in
rG0607c8df7faf: [PowerPC] Legalize SREM/UREM directly on P9.
.
Jul 6 2020, 4:48 AM
jsji
mentioned this in
D83590: [PowerPC][MachinePipeliner] Enable pipeliner if hasInstrSchedModel
.
Jul 10 2020, 2:21 PM
jsji
mentioned this in
rG3e3acc1cc773: [PowerPC][MachinePipeliner] Enable pipeliner if hasInstrSchedModel
.
Jul 10 2020, 7:34 PM
bsaleil
mentioned this in
D83722: [PowerPC] Add options to control paired vector memops support
.
Jul 22 2020, 1:17 PM
steven.zhang
mentioned this in
D86865: [Power10] Enable the heuristic for Power10 and switch the sched model with P9 Model
.
Aug 31 2020, 3:07 AM
steven.zhang
mentioned this in
rG0680a3d56d8b: [Power10] Enable the heuristic for Power10 and switch the sched model
.
Sep 11 2020, 7:52 PM
nemanjai
mentioned this in
D87394: [PowerPC][Power10] Implementation of 128-bit Binary Vector Mod and Sign Extend builtins
.
Sep 21 2020, 3:54 AM
martini.mwn
mentioned this in
rL360193: [Core] Remove unused dependencies
.
Oct 9 2020, 8:31 PM
bsaleil
mentioned this in
rG170e45ae186b: [PowerPC] Prevent the use of MMA with P9 and earlier
.
Nov 12 2020, 8:37 AM
qiucf
mentioned this in
D91527: [PowerPC][FP128] Fix the incorrect calling convention for IEEE long double on Power8
.
Nov 16 2020, 4:44 AM
shchenz
mentioned this in
D92393: [PowerPC] prepare more dq form for P10 pair load/store
.
Dec 6 2020, 11:36 PM
qiucf
mentioned this in
rG6bf29dbb1541: [PowerPC] [Clang] Enable float128 feature on P9 by default
.
Dec 7 2020, 2:38 AM
amyk
mentioned this in
D93370: [PowerPC] Add new infrastructure to select load/store instructions, update P8/P9 load/store patterns.
.
Dec 15 2020, 10:37 PM
nemanjai
mentioned this in
D91053: [PowerPC] Lump the constants to save one addis for each constant access
.
Dec 22 2020, 2:46 AM
nemanjai
mentioned this in
D94467: [PowerPC] Use rldimi/rlwimi instructions to optimize build_vector
.
Jan 13 2021, 4:58 PM
amyk
mentioned this in
D94816: [P10] [Power PC] Exploiting new load rightmost vector element instructions.
.
Jan 21 2021, 3:48 PM
qiucf
mentioned this in
rG447dc856b243: Revert "[PowerPC] [Clang] Enable float128 feature on P9 by default"
.
Feb 5 2021, 4:35 AM
amyk
mentioned this in
D96512: [PowerPC] Add option for ROP Protection
.
Feb 16 2021, 1:38 PM
jsji
mentioned this in
D97416: [PowerPC] Update Copy/Paste encodings according to ISA3.1
.
Feb 24 2021, 2:08 PM
jsji
mentioned this in
rGcc21de678938: [PowerPC] Update Copy/Paste encodings according to ISA3.1
.
Mar 5 2021, 9:06 AM
masoud.ataei
mentioned this in
D98064: [PowerPC] Removing _massv place holder
.
Mar 5 2021, 11:41 AM
masoud.ataei
mentioned this in
rG820f508b08d7: [PowerPC] Removing _massv place holder
.
Mar 8 2021, 1:46 PM
ZarkoCA
mentioned this in
rGf818ec9dd173: [AIX] Allow safe for 32bit P9 VSX extract and insert pattern matches
.
Apr 27 2021, 4:27 AM
amyk
mentioned this in
rG64d951be61aa: [PowerPC] Add new infrastructure to select load/store instructions, update…
.
Apr 30 2021, 7:53 AM
bmahjour
mentioned this in
rGef906573a127: [PowerPC] Fix vec_add for 64-bit on pre-Power7 subtargets
.
Jun 25 2021, 8:49 AM
amyk
mentioned this in
D102875: [PowerPC] Add PowerPC compare and multiply related builtins and instrinsics for XL compatibility
.
Jul 5 2021, 6:23 AM
masoud.ataei
mentioned this in
D106091: [PowerPC] Improve error message on MASSV pass
.
Jul 15 2021, 12:51 PM
masoud.ataei
mentioned this in
D106678: [PowerPC] Add pwr7 and pwr10 support to IBM MASSV pass on AIX
.
Jul 23 2021, 9:17 AM
masoud.ataei
mentioned this in
rG45951ad3231c: [PowerPC] Add pwr7 and pwr10 support to IBM MASSV pass on AIX
.
Jul 26 2021, 4:23 PM
nemanjai
mentioned this in
D107899: [PowerPC] Implement builtin for vbpermd
.
Aug 11 2021, 6:03 AM
bmahjour
mentioned this in
D109417: Cost model for VPMemory operations on PowerPC.
.
Sep 8 2021, 3:27 PM
amyk
mentioned this in
D109652: [PowerPC] Restrict various P10 options to P10 only.
.
Sep 11 2021, 3:05 PM
amyk
mentioned this in
rG5eaf5b916146: [PowerPC] Restrict various P10 options to P10 only.
.
Oct 19 2021, 7:05 AM
nemanjai
mentioned this in
D114540: Big-endian version of vpermxor
.
Nov 24 2021, 8:28 AM
amyk
mentioned this in
D115691: [PowerPC] Update P10 vector insert patterns to use refactored load/stores, and update handling of v4f32 vector insert.
.
Jan 21 2022, 1:17 PM
stefanp
mentioned this in
D118074: [PowerPC] Remove the LDMX instruction.
.
Jan 24 2022, 1:26 PM
stefanp
mentioned this in
rGa601db30c6a2: [PowerPC] Remove the LDMX instruction.
.
Feb 14 2022, 3:03 PM
Log In to Comment