Index: lib/Target/AMDGPU/SIInstructions.td
===================================================================
--- lib/Target/AMDGPU/SIInstructions.td
+++ lib/Target/AMDGPU/SIInstructions.td
@@ -1831,7 +1831,7 @@
 
 } // End isCommutable = 1, SchedRW = [WriteQuarterRate32]
 
-let SchedRW = [WriteFloatFMA, WriteSALU] in {
+let SchedRW = [WriteFloatFMA, WriteSALU], hasExtraSrcRegAllocReq = 1 in {
 defm V_DIV_SCALE_F32 : VOP3bInst <vop3<0x16d, 0x1e0>, "v_div_scale_f32",
   VOP3b_F32_I1_F32_F32_F32, [], 1
 >;