This is an archive of the discontinued LLVM Phabricator instance.

[AArch64] Lower INSERT_SUBVECTOR to LD1_POST
Needs ReviewPublic

Authored by asavonic on May 21 2021, 11:51 AM.
This revision needs review, but there are no reviewers specified.

Details

Reviewers
None
Summary

Before this patch, (insert_subvector (scalar_to_vector) lane) and an
ADD used to generate LDR + INS + ADD (or an offset for a subsequent
LDR). Now this is folded into a single LD1_POST instruction.

Diff Detail