HomePhabricator

[RISCV] Implement RV64D codegen

Description

[RISCV] Implement RV64D codegen

This patch:

  • Adds necessary RV64D codegen patterns
  • Modifies CC_RISCV so it will properly handle f64 types (with soft float ABI)

Note that in general there is no reason to try to select fcvt.w[u].d rather than fcvt.l[u].d for i32 conversions because fptosi/fptoui produce poison if the input won't fit into the target type.

Differential Revision: https://reviews.llvm.org/D53237

Details

Committed
asbJan 31 2019, 7:53 PM
Differential Revision
D53237: [RISCV] Implement RV64D codegen
Parents
rL352832: [SelectionDAG] Support promotion of the FPOWI integer operand
Branches
Unknown
Tags
Unknown