HomePhabricator

[AMDGPU] Correct AMDGPUUsage.rst DW_AT_LLVM_lane_pc example

Authored by t-tye on Jul 1 2020, 1:17 AM.

Description

[AMDGPU] Correct AMDGPUUsage.rst DW_AT_LLVM_lane_pc example

  • Correct typo of DW_OP_xaddr to DW_OP_addrx in AMDGPUUsage.rst for DW_AT_LLVM_lane_pc example.

Change-Id: I1b0ee2b24362a0240388e4c2f044c1d4883509b9

Details

Committed
t-tyeJul 1 2020, 1:23 AM
Parents
rGa1aed80a35f3: [SVE] Relax merge requirement for IR based divides.
Branches
Unknown
Tags
Unknown