This is an archive of the discontinued LLVM Phabricator instance.

[RISCV] Correct DWARF number for vector registers.
ClosedPublic

Authored by HsiangKai on Jan 14 2021, 10:56 PM.

Details

Summary

The DWARF numbers of vector registers are already defined in riscv-elf-psabi. The DWARF number for vector is start from 96. Correct the DWARF numbers of vector registers.

https://github.com/riscv/riscv-elf-psabi-doc/blob/master/riscv-elf.md#dwarf-register-numbers-

Diff Detail

Event Timeline

HsiangKai created this revision.Jan 14 2021, 10:56 PM
HsiangKai requested review of this revision.Jan 14 2021, 10:56 PM
Herald added a project: Restricted Project. · View Herald TranscriptJan 14 2021, 10:56 PM
Herald added a subscriber: MaskRay. · View Herald Transcript
HsiangKai edited the summary of this revision. (Show Details)Jan 14 2021, 10:59 PM
This revision is now accepted and ready to land.Jan 21 2021, 7:29 PM
This revision was automatically updated to reflect the committed changes.