This is an archive of the discontinued LLVM Phabricator instance.

[mlir][gpu] Add support for f16 when lowering to nvvm intrinsics
ClosedPublic

Authored by herhut on Jun 9 2020, 8:23 AM.

Details

Summary

The NVVM target only provides implementations for tanh etc. on f32 and
f64 operands. To also support f16, we now insert operations to extend to f32
and truncate back to f16 around the intrinsic call.

Diff Detail

Event Timeline

herhut created this revision.Jun 9 2020, 8:23 AM
Herald added a project: Restricted Project. · View Herald TranscriptJun 9 2020, 8:23 AM
ftynse accepted this revision.Jun 9 2020, 10:27 AM
This revision is now accepted and ready to land.Jun 9 2020, 10:27 AM
This revision was automatically updated to reflect the committed changes.